

COMPLIANT

Precision Monolithic Quad SPST CMOS Analog Switches

DESCRIPTION

The DG417B, DG418B, DG419B monolithic CMOS analog switches were designed to provide high performance switching of analog signals. Combining low power, low leakages, high speed, low on-resistance and small physical size, the DG417B series is ideally suited for portable and battery powered industrial and military applications requiring high performance and efficient use of board space.

To achieve high-voltage ratings and superior switching performance, the DG417B series is built on Vishay Siliconix's high voltage silicon gate (HVSG) process. Breakbefore-make is guaranteed for the DG419B, which is an SPDT configuration. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when on, and blocks up to the power supply level when off.

The DG417B and DG418B respond to opposite control logic levels as shown in the Truth Table.

FEATURES

- ± 15 V analog signal range
- On-resistance R_{DS(on)}: 15 Ω
- Fast switching action t_{ON}: 110 ns
- TTL and CMOS compatible
- MSOP-8 and SOIC-8 package
- Compliant to RoHS directive 2002/95/EC


BENEFITS

- Widest dynamic range
- Low signal errors and distortion
- Break-before-make switching action
- Simple interfacing
- Reduced board space
- Improved reliability

APPLICATIONS


- Precision test equipment
- Precision instrumentation
- Battery powered systems
- Sample-and-hold circuits
- Military radios
- Guidance and control systems
- Hard disk drivers

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE						
Logic	DG417B	DG418B				
0	ON	OFF				
1	OFF	ON				
	•					

 $\begin{array}{l} \text{Logic "0"} \leq 0.8 \ \text{V} \\ \text{Logic "1"} \geq 2.4 \ \text{V} \end{array}$



TRUTH TABLE - DG419B						
Logic SW ₁ SW ₂						
0	ON	OFF				
1	OFF	ON				

Logic "0" ≤ 0.8 V Logic "1" ≥ 2.4 V

* Pb containing terminations are not RoHS compliant, exemptions may apply



ORDERING INFORMATION						
Temp Range	Package	Part Number				
DG417B, DG418B						
		DG417BDJ				
	8-Pin Plastic MiniDIP	DG417BDJ-E3				
		DG418BDJ				
		DG418BDJ-E3				
		DG417BDY				
		DG417BDY-E3				
- 40 °C to 85 °C		DG417BDY-T1				
- 40 °C to 85 °C	8-Pin Narrow SOIC	DG417BDY-T1-E3				
	8-FILI Natiow SOIC	DG418BDY				
		DG418BDY-E3				
		DG418BDY-T1				
		DG418BDY-T1-E3				
		DG417BDQ-T1-E3				
	8-Pin MSOP	DG418BDQ-T1-E3				
DG419B	· · · · · ·					
		DG419BDJ				
	8-Pin Plastic MiniDIP	DG419BDJ-E3				
		DG419BDY				
- 40 °C to 85 °C	6 Die Normen COIC	DG419BDY-E3				
	8-Pin Narrow SOIC	DG419BDY-T1				
		DG419BDY-T1-E3				
	8-Pin MSOP	DG419BDQ-T1-E3				

ABSOLUTE MAXIMUM RATINGS						
Parameter		Limit	Unit			
V-		- 20				
V+		20				
GND		25	V			
VL		(GND - 0.3) to (V+) + 0.3				
Digital Inputs ^a , V _S , V _D		(V-) - 2 V to (V+) + 2 or 30 mA, whichever occurs first				
Current, (Any Terminal) Continu	ious	30	mA			
Current (S or D) Pulsed at 1 ms	s, 10 % Duty Cycle	100	IIIA			
Storage Temperature		- 65 to 150	°C			
	8-Pin Plastic MiniDIP ^c	400				
Power Dissipation (Package) ^b	8-Pin Narrow SOIC ^c	400	mW			
	8-Pin MSOP ^d	400				
	8-Pin CerDIP ^e	600				

Notes:

a. Signals on S_X , D_X , or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads welded or soldered to PC board.

c. Derate 5.3 mW/°C above 75 °C.

d. Derate 4 mW/°C above 70 °C.

e. Derate 8 mW/°C above 75 °C.



SCHEMATIC DIAGRAM Typical Channel




Figure 1.

	Test Conditions								
						uffix	D Si		
	Unless Otherwise Spee				- 55 °C te	o 125 °C	- 40 °C	to 85 °C	
	V+ = 15 V, V- = - 15		h	-	4	4	4	-	
Symbol	V _L = 5 V, V _{IN} = 2.4 V, 0	.8 V'	Temp. ^b	Typ. ^c	Min. ^d	Max. ^d	Min. ^d	Max. ^d	Unit
V _{ANALOG}			Full		- 15	15	- 15	15	V
	I _S = - 10 mA, V _D = ± 12	2.5 V	Room	15		25		25	Ω
DS(on)	V+ = 13.5 V, V- = - 13.	5 V	Full	15		34		29	52
			Room	- 0 1	- 0.25	0.25	- 0.25	0.25	
'S(off)			Full	0.1	- 20	20	-	5	
	V+ = 16.5, V- = - 16.5 V		Room	- 0.1	- 0.25	0.25	- 0.25		
	$V_{\rm D} = \pm 15.5 \text{ V}, V_{\rm S} = \pm 15.5 \text{ V}$	DG418B	-	0.1	-		-		
·D(011)		DG419B	Room - 0.	- 0.1					nA
			-					. –	
	V+ = 16.5 V, V- = - 16.5 V V _S = V _D = \pm 15.5 V	-		- 0.4	-	-	-	-	
I _{D(on)}		DG418B	-				-		
		DG419B		- 0.4					
l			i un		- 00	00	- 12	12	
I _{II}			Full		- 0.5	0.5	- 0.5	0.5	
			Full		- 0.5	0.5	- 0.5	0.5	μA
			I						I
+		DG417B	Room	60		89		89	
LON		DG418B	Full	02		106		99	
t		DG417B	Room 52		80		80		
OFF		DG418B	Full						ns
t _{TRANS}		DG419B	Room	60		-		-	110
			Full			96		93	
t _D	$V_{S1} = V_{S2} = \pm 10 \text{ V}$	DG419B	Room	16	3		3		
Q	$V_{\text{den}} = 0$ V, $R_{\text{den}} = 0$	Ω	Room	38					pC
OIRR	$R_L = 50 \Omega, C_L = 5 pl$ f = 1 MHz	F,	Room	- 82					
X _{TALK}		DG419B	Room	- 88					dB
	I _{IL} I _{IH} t _{ON} t _{OFF} t _{TRANS} t _D Q OIRR	$\begin{tabular}{ c c c c c } \hline V_{ANALOG} & I_S = -10 mA, V_D = \pm 12 \\ \hline V_{+} = 13.5 V, V_{-} = -13. \\ \hline I_{S(off)} & V_{+} = 16.5, V_{-} = -16.5 V \\ \hline I_{D(off)} & V_{-} = \pm 15.5 V, V_{S} = \pm 15.5 V \\ \hline I_{D(on)} & V_{+} = 16.5 V, V_{-} = -16.5 V \\ \hline V_{D} = \pm 15.5 V, V_{S} = \pm 15.5 V \\ \hline U_{D(on)} & V_{+} = 16.5 V, V_{-} = -16.5 V \\ \hline V_{D} = \pm 15.5 V, V_{S} = \pm 15.5 V \\ \hline V_{S} = V_{D} = \pm 15.5 V \\ \hline U_{S} = V_{D} = \pm 15.5 V \\ \hline U_{S} = \pm 10 V, See Switching \\ \hline T_{OFF} & Time Test Circuit \\ \hline t_{TRANS} & R_{L} = 300 \Omega, C_{L} = 35 pF \\ V_{S1} = \pm 10 V, See Switching \\ \hline T_{TRANS} & R_{L} = 300 \Omega, C_{L} = 35 pF \\ V_{S1} = \pm 10 V, See = \pm 10 V \\ \hline t_{D} & R_{L} = 300 \Omega, C_{L} = 35 pF \\ V_{S1} = V_{S2} = \pm 10 V \\ \hline Q & C_{L} = 10 nF \\ V_{gen} = 0 V, R_{gen} = 0 \\ \hline OIRR & R_{L} = 50 \Omega, C_{L} = 5 pI \\ f = 1 MHz \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c } \hline V_{ANALOG} & I_S = -10 \text{ mA}, V_D = \pm 12.5 \text{ V} \\ \hline V_{DS(on)} & V_{+} = 13.5 \text{ V}, V_{-} = -13.5 \text{ V} \\ \hline I_{S(off)} & V_{+} = 16.5, V_{-} = -16.5 \text{ V} \\ \hline V_D = \pm 15.5 \text{ V}, V_S = \pm 15.5 \text{ V} & DG417B \\ \hline DG418B \\ \hline DG419B \\ \hline U_{D(on)} & V_{+} = 16.5 \text{ V}, V_{-} = -16.5 \text{ V} \\ \hline V_S = V_D = \pm 15.5 \text{ V} & DG417B \\ \hline DG419B \\ \hline U_{O(n)} & V_{+} = 16.5 \text{ V}, V_{-} = -16.5 \text{ V} \\ \hline V_S = V_D = \pm 15.5 \text{ V} & DG417B \\ \hline DG419B \\ \hline U_{C(n)} & V_{+} = 16.5 \text{ V}, V_{-} = -16.5 \text{ V} \\ \hline V_S = V_D = \pm 15.5 \text{ V} & DG417B \\ \hline DG419B \\ \hline \hline U_{O(n)} & V_{+} = 16.5 \text{ V}, V_{-} = -16.5 \text{ V} \\ \hline V_S = V_D = \pm 15.5 \text{ V} & DG417B \\ \hline DG419B \\ \hline \hline U_{-} & V_{-} = \pm 10 \text{ V}, \text{ See Switching} \\ \hline T_{IL} & I_{IH} & U_{-} & U_{-} = 10 \text{ M} \\ \hline V_{S1} = \pm 10 \text{ V}, \text{ See Switching} \\ \hline T_{TRANS} & R_L = 300 \ \Omega, \ C_L = 35 \ \text{pF} \\ V_{S1} = \pm 10 \text{ V}, V_{S2} = \pm 10 \text{ V} \\ \hline T_D & R_L = 300 \ \Omega, \ C_L = 35 \ \text{pF} \\ V_{S1} = V_{S2} = \pm 10 \text{ V} \\ \hline Q & C_L = 10 \ \text{nF} \\ V_{S1} = V_{S2} = \pm 10 \text{ V} \\ \hline Q & C_L = 10 \ \text{nF} \\ V_{gen} = 0 \text{ V}, \ R_{gen} = 0 \ \Omega \\ \hline OIRR & R_L = 50 \ \Omega, \ C_L = 5 \ \text{pF}, \\ f = 1 \ \text{MHz} \\ \hline \hline \end{array}$	$\begin{tabular}{ c c c c c } \hline V_{ANALOG} & Full \\ \hline R_{DS(on)} & I_S = -10 \text{ mA}, V_D = \pm 12.5 \text{ V} & Room \\ \hline V_+ = 13.5 \text{ V}, V = -13.5 \text{ V} & Full \\ \hline I_{S(off)} & V_+ = 16.5, V = -16.5 \text{ V} \\ \hline V_D = \pm 15.5 \text{ V}, V_S = \pm 15.5 \text{ V} & DG417B \\ \hline P_{D(off)} & V_+ = 16.5 \text{ V}, V_S = \pm 15.5 \text{ V} & DG417B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V}, V = -16.5 \text{ V} \\ \hline V_S = V_D = \pm 15.5 \text{ V} & DG417B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V}, V = -16.5 \text{ V} \\ \hline V_S = V_D = \pm 15.5 \text{ V} & DG417B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V}, V = -16.5 \text{ V} \\ \hline V_S = V_D = \pm 15.5 \text{ V} & DG417B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V}, V = -16.5 \text{ V} \\ \hline V_S = V_D = \pm 10.5 \text{ V} & DG417B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V} & V = -16.5 \text{ V} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V}, V = -16.5 \text{ V} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V} & DG417B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V} & V = -16.5 \text{ V} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_+ = 16.5 \text{ V} & V = -16.5 \text{ V} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V = -16.5 \text{ V} & DG417B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V = -16.5 \text{ V} & DG419B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_{S2} = \pm 10 \text{ V} & DG417B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_{S1} = \pm 10 \text{ V}, \text{ (on)} & S_{1} = \pm 10 \text{ V}, \text{ (on)} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_{S1} = \frac{1}{10} \text{ (on)} & V_{S1} = \frac{1}{10} \text{ (on)} & DG419B \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_{S1} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_{Ge1} = 0 \text{ (on)} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & V_{Ge1} = 0 \text{ (on)} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U} = \frac{1}{10} \text{ (on)} & P_{U} \\ \hline P_{U$	$\begin{tabular}{ c c c c c c } \hline V_{ANALOG} & Full & Ful$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Vishay Siliconix



SPECIFICATIONS ^a										
		Test Conditions Unless Otherwise Spe					uffix o 125 °C	-	uffix to 85 °C	
Parameter	Symbol	V+ = 15 V, V- = - 15 V _L = 5 V, V _{IN} = 2.4 V, 0		Temp. ^b	Typ. ^c	Min. ^d	Max. ^d	Min. ^d	Max ^{d.}	Unit
Dynamic Characteristics										
Source Off Capacitance ^e	C _{S(off)}			Room	12					
Drain Off Capacitance ^e	C _{D(off)}	f = 1 MHz, V _S = 0 V	DG417B DG418B	Room	12					
Channel On Capacitance ^e		f = 1 MHz, V _S = 0 V	DG417B DG418B	Room	50					pF
	C _{D(on)}		DG419B	Room	57					-
Power Supplies										
Positive Supply Current	l+			Room	0.001		1		1	
r osnive Supply Surrent	IT			Full			5		5	
Negative Supply Current	I-		/	Room	- 0.001	- 1		- 1		
		V+ = 16.5 V, V- = - 16.5 V V _{IN} = 0 or 5 V		Full		- 5		- 5		μA
Logic Supply Current	ΙL			Room Full	0.001		1 5		1 5	
Ground Current	I _{GND}			Room Full	- 0.001	- 1 - 5		- 1 - 5		

SPECIFICATIONS ^a										
		Test Conditions					uffix		uffix	
		Unless Otherwise Speci	ified			- 55 °C t	o 125 °C	- 40 °C	to 85 °C	
Parameter	Symbol	V+ = 12 V, V- = 0 V V _L = 5 V, V _{IN} = 2.4 V, 0.8	3 V ^f	Temp. ^b	Typ. ^c	Min. ^d	Max. ^d	Min. ^d	Max. ^d	Unit
Analog Switch	_ · , · · ·]		-		71					
Analog Signal Range ^e	V _{ANALOG}			Full		0	12	0	12	V
Drain-Source On-Resistance	R _{DS(on)}	I _S = - 10 mA, V _D = 3.8 V+ = 10.8 V	V	Room Full	26		35 52		35 45	Ω
Dynamic Characteristics	• •						•		•	
Turn-On Time	t _{ON}	$R_L = 300 \Omega$, $C_L = 35 pF$		Room Full	100		125 155		125 143	
Turn-Off Time	t _{OFF}	V _S = 8 V, See Switching Time Test Circuit		Room Full	38		66 73		66 69	
Break-Before-Make Time Delay	t _D	R_L = 300 Ω , C_L = 35 pF	DG419B	Room	62	25		25		ns
Transition Time	t _{TRANS}	R_L = 300 Ω, C_L = 35 p V _{S1} = 0 V, 8 V, V _{S2} = 8 V,		Room Full	95		119 153		119 141	
Charge Injection	Q	$C_L = 10 \text{ nF}, V_{gen} = 0 \text{ V}, \text{ R}_{ger}$	_n = 0 Ω	Room	18					рС
Power Supplies	• •	· · ·					•		•	
Positive Supply Current	l+			Room Full	0.001		1 5		1 5	
Negative Supply Current	-	$V_{+} = 13.2 V, V_{L} = 5.25 V$ $V_{W} = 0 \text{ or } 5 V$		Room	- 0.001	- 1 - 5		- 1 - 5		μA
Logic Supply Current	۱ _L			Room	0.001		1 5		1 5	μΑ
Ground Current	I _{GND}			Room	- 0.001	- 1 - 5		-1 - 5		

Notes:

a. Refer to PROCESS OPTION FLOWCHART.

b. Room = 25 °C, full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet.


e. Guaranteed by design, not subject to production test. f. V_{IN} = input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Vishay Siliconix


TYPICAL CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted
















 $R_{DS(on)}$ - Drain-Source On-Resistance (Ω)

I+ - Supply Current (nA)

On-Resistance vs. V_D and Dual Supply Voltage






Supply Current vs. Input Switching Frequency




TYPICAL CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted





Vishay Siliconix

TYPICAL CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted



0

 C_L

35 pF

Figure 2. Switching Time (DG417B/418B)

Switch

Input

Switch

Output

٧s

0 V

opposite logic sense.

Vo

ton

Note: Logic input waveform is inverted for switches that have the

90 %

Ş

 R_L

R_L + R_{DS(on)}

V-

Q

- 15 V C_L (includes fixture and stray capacitance)

R

300 Ω


IN


GND


 $V_0 = V_S$

toff

TEST CIRCUITS









C_L (includes fixture and stray capacitance)

$$V_{O} = V_{S}$$
 $\frac{R_{L}}{R_{L} + r_{DS(on)}}$

_














Vishay Siliconix

TEST CIRCUITS






Figure 8. Insertion Loss




Figure 9. Source/Drain Capacitances

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg272107.



Package Information

Vishay Siliconix

SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012






	MILLIM	IETERS	INC	HES		
DIM	Min	Мах	Min	Max		
A	1.35	1.75	0.053	0.069		
A ₁	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
E	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050	BSC		
н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
ECN: C-06527-Rev. I, 11-Sep-06 DWG: 5498						




Package Information Vishay Siliconix

MSOP: 8-LEADS

JEDEC Part Number: MO-187, (Variation AA and BA)







NOTES:

/4.\ /5.\

1. Die thickness allowable is 0.203 ± 0.0127 .

2 Dimensioning and tolerances per ANSI.Y14.5M-1994.

- /3.\ Dimensions "D" and "E1" do not include mold flash or protrusions, and are measured at Datum plane -H- , mold flash or protrusions shall not exceed 0.15 mm per side.
 - Dimension is the length of terminal for soldering to a substrate.

Terminal positions are shown for reference only.

- <u>/6</u>. Formed leads shall be planar with respect to one another within 0.10 mm at seating plane.
- /7.\ The lead width dimension does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the lead width dimension at maximum material condition. Dambar cannot be located on the lower radius or the lead foot. Minimum space between protrusions and an adjacent lead to be 0.14 mm. See detail "B" and Section "C-C".

/8.\ Section "C-C" to be determined at 0.10 mm to 0.25 mm from the lead tip.


Controlling dimension: millimeters. 9.

10. This part is compliant with JEDEC registration MO-187, variation AA and BA.


/11. Datums -A- and -B- to be determined Datum plane -H-.

/12 Exposed pad area in bottom side is the same as teh leadframe pad size.










N = 8L


	MI	MILLIMETERS				
Dim	Min	Nom	Max	Note		
Α	-	-	1.10			
A ₁	0.05	0.10	0.15			
A ₂	0.75	0.85	0.95			
b	0.25	-	0.38	8		
b ₁	0.25	0.30	0.33	8		
С	0.13	-	0.23			
c ₁	0.13	0.15	0.18			
D		3.00 BSC		3		
Е		4.90 BSC				
E ₁	2.90	3.00	3.10	3		
е		0.65 BSC				
e ₁		1.95 BSC				
L	0.40	0.55	0.70	4		
Ν		5				
α	0°	4°	6°			
ECN: T-02 DWG: 58	2080—Rev. C 67	, 15-Jul-02				




Package Information Vishay Siliconix

PDIP: 8-LEAD







15° MAX

	MILLIN	IETERS	INC	HES			
Dim	Min	Max	Min	Max			
Α	3.81	5.08	0.150	0.200			
A ₁	0.38	1.27	0.015	0.050			
В	0.38	0.51	0.015	0.020			
B ₁	0.89	1.65	0.035	0.065			
С	0.20	0.30	0.008	0.012			
D	9.02	10.92	0.355	0.430			
Е	7.62	8.26	0.300	0.325			
E ₁	5.59	7.11	0.220	0.280			
e ₁	2.29	2.79	0.090	0.110			
e _A	7.37	7.87	0.290	0.310			
L	2.79	3.81	0.110	0.150			
Q 1	1.27	2.03	0.050	0.080			
S	0.76	1.65	0.030	0.065			
ECN: S-03946—Rev. E, 09-Jul-01 DWG: 5478							


NOTE: End leads may be half leads.


1



Package Information Vishay Siliconix

CERDIP: 8-LEAD





	MILLIM	IETERS	INC	HES		
Dim	Min	Max	Min	Max		
Α	4.06	5.08	0.160	0.200		
A ₁	0.51	1.14	0.020	0.045		
В	0.38	0.51	0.015	0.020		
B ₁	1.14	1.65	0.045	0.065		
С	0.20	0.30	0.008	0.012		
D	9.40	10.16	0.370	0.400		
Е	7.62	8.26	0.300	0.325		
E ₁	6.60	7.62	0.260	0.300		
e ₁	2.54	BSC	0.100	BSC		
e _A	7.62	7.62 BSC		BSC		
L	3.18	3.81	0.125	0.150		
L ₁	3.18	5.08	0.150	0.200		
Q 1	1.27	2.16	0.050	0.085		
S	0.64	1.52	0.025	0.060		
\sim	0°	15°	0°	15°		
ECN: S-03946—Rev. C, 09-Jul-01 DWG: 5348						



TrenchFET[®] Power MOSFETs

Application Note 808

Mounting LITTLE FOOT[®], SO-8 Power MOSFETs

Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, *Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs*, (http://www.vishay.com/ppg?72286), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.






Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading

The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

Application Note 826

Vishay Siliconix



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.